Abstract -2-D numerical simulations are used to demonstrate the Z 2 -FET as a competitive embedded capacitorless dynamic random access memory cell for low-power applications. Experimental results in 28-nm fully depletedsilicon on insulator technology are used to validate the simulations prior to downscaling tests. Default scaling, without any structure optimization, and enhanced scaling scenarios are considered before comparing the bit cell area consumption and integration density with other eDRAM cells in the literature.
tegration with other CMOS circuit elements, resulting in cost effective manufacturing. Although quite a few contenders have been reported for capacitor-less DRAM design, three solutions can be highlighted: the A2RAM [2], the MSDRAM [3] , and the Z 2 -FET [4] , which have their own pros and cons. The main benefits of favoring the Z 2 -FET over the others are performance, CMOS compatible fabrication, and possibility of using ultrathin bodies without suffering from the supercoupling effect [6] .
In this paper, we investigate with advanced 2-D numerical simulations the potential for channel length scalability of Z 2 -FET operated as a single-transistor DRAM cell. Experimental results are used to validate the simulated curves in long devices (400 nm). Once the simulation deck reproduces the experimental data, the Z 2 -FET dimensions are reduced while monitoring the performance of the memory cell to assess competitive integration for future nodes.
II. Z 2 -FET DRAM OPERATION
The Z 2 -FET n + -i-p + structure in equilibrium conditions is shown in Fig. 1(a) (the same potential in all terminals). The body is split into two different regions: the one with the gatestack above (L G ), driven by the front-gate terminal, and the gateless region (L In ), influenced by the back gate. In order to operate the device as a memory, the gate terminals are biased with V FG > 0 V and V BG < 0 V to induce a complementary energy barrier, i.e., a p-n junction, at the boundary between the gated and ungated sections of the body [4] , [5] . As a result, the device ends up as an n + -p-n-p + structure emulating a Shockley diode [7] with three homojunctions (J1-3) [see Fig. 1 (b) and (c)].
The memory operation is possible thanks to a transient depletion of carriers that shifts V ON (onset of the anode current) to larger biases [see Fig. 2(a) ]. The range in-between the curves yields the memory window and current margin.
A fast bias pattern and readout current are shown in Fig. 2(b) and (c) to exemplify the memory behavior. The memory states are defined based on the carrier concentration within the body. If the electron density is high when V A is pulsed, all three junctions J1-3 [ Fig. 1(b) ] are forward 0018-9383 © 2017 IEEE. Personal use is permitted, but republication/redistribution requires IEEE permission.
See http://www.ieee.org/publications_standards/publications/rights/index.html for more information. biased, the barriers collapse, and the conductance hugely increases; this is the "1"-state. On the other hand, if the carrier concentration is reduced, energy barriers grow as in the deep depletion regime for an MOS capacitor [8] , and the injection when reading is not enough to reduce the barriers [4] , [5] . The conductivity then remains low, "0"-state [see Fig. 2(d) and (e)].
In order to program the "1"-state (W 1 ), the front gate is grounded while the anode is pulsed [see Fig. 2(b) ]. The goal is to increase the population of both type of carriers along the body. Once the gate returns to a positive voltage, the carrier densities are high inside the device. The "0"-state is programmed (W 0 ) by evacuating the electrons thanks to capacitive coupling (by pulsing the front gate and grounding the anode).
III. SIMULATION SETUP AND EXPERIMENTAL COMPARISON
The initial Z 2 -FET 2-D structure was built using Synopsys TCAD [9] in 28-nm fully depleted (FD) SOI technology [10] following the architecture of available experimental samples. The electrical models and parameters accounted during the simulations are: room temperature (300 K), Fermi-Dirac statistics, band-to-band tunneling [11] , Shockley-ReadHall (SRH) generation/recombination, surface recombination, and interfacial charge layer in between the top insulator layers SiO 2 /HfON. Due to the thin Si-film, quantum corrections were included based on the density gradient quantization [9] , simultaneously with Schenk bandgap narrowing model [12] to account for doping and carrier concentrations impact [9] . Regarding the mobility models, default transversal field dependence (with remote Coulomb scattering), high-field saturation, carrier-carrier scattering, and the thinlayer [for the inversion and accumulation layer mobility (IALmob)] models [9] were used.
The anode voltage was swept in forward and backward directions to evaluate the hysteresis loop. The access resistance (R A = R K = 400 · μm) and the carrier lifetimes (taumax in Synopsys [9] , 2.5 · 10 −8 s for electrons and 10 −8 s for holes) were tuned to obtain similar maximum anode current and hysteresis loop as in the experimental curves. The comparison is shown in Fig. 3 
IV. Z 2 -FET SCALING
Different technological, geometrical parameters and operation conditions affect the scaling of this device when operated as a memory cell: 1) biasing conditions (V FG , V A , and V BG ); 2) thicknesses of the semiconductor and dielectric layers (t Si , t Epi , t Ox , and t BOX ); 3) doping profiles; 4) carriers lifetime; and 5) operating speed (access and programming times).
As shown by Wan et al. [13] , the Z 2 -FET can be successfully shrunk down to very short channels, while still keeping excellent memory operation. With the goal of reducing the costs and time to market, we focus on the Z 2 -FET DRAM cell scaling using standard 28-nm FD-SOI technology [10] (no layer thickness or doping profiles are modified).
A. Symmetric Scaling
In this first attempt, the gate and intrinsic regions are concomitantly scaled, starting from L G = L In = 200 nm. A W 0 -R-W 1 -R bias pattern is employed to test the Z 2 -FET memory capabilities. Fig. 4(a) shows adequate memory operation (different "0"-and "1"-state current levels) down to L G = L In = 110 nm. For L G = L In = 100 nm, the "0"-state is corrupted (equals the "1"-state current) and the memory operation fails. The current ratio (I 1 /I 0 ) is illustrated in Fig. 4(b) as a function of the reading/holding front-gate voltage. No improvement is observed for L G = L In ≥ 130 nm, where the curves merge together. As the device is scaled down, the minimum front-gate voltage inducing memory operation rises. Larger voltages compensate the shortchannel effects (SCEs) that gradually reduce the V FG -induced J3 energy barrier height. For very large V FG , the effect is opposite, the anode voltage is not high enough to completely forward bias J3, and the "1"-state current decays. At the same time, the current ratio drops since the "0"-state current increases and resembles more and more the stationary "1"-state. Note that faster reading operations accentuate the nonequilibrium condition improving the scaling.
B. Asymmetric Scaling
The condition L G = L In is relaxed. Fig. 5(a) and (b) shows the current ratio extracted for some asymmetric architectures using the same pattern as in Section IV-A. There is no significant reduction in the current ratio when shortening L G beyond 110 nm for a fixed L In . Hence, the gateless region turns out to be the major inconvenient limiting the Z 2 -FET density integration. Intrinsic lengths below 110 nm present the same challenge as in the symmetric scaling [see Fig. 4(b) ]. The gated region can be reduced down to at least 60 nm. For L G = 50 nm, the current ratio collapses for V FG = 1 V, but remains reasonable for V FG = 1.1 V [see Fig. 5(b) ]. followed by that of holes [see Fig. 5(d) ]. An SCE impact more the ungated region simply due to the poorer electrostatic control, thicker back oxide and Si-film, with respect to the gated region.
C. Anode and GP Bias Tuning
A deeper scaling can be achieved by adapting the biasing conditions. The idea is to reinforce the energy barriers such as to counteract the influence of the lateral SCE. A higher V FG implies a higher V A , meaning an increase in the power consumption. A tradeoff is necessary, since some parameters restrict the scaling of the gated portion of the body, e.g., the back-gate bias that counterbalances the V FG effect. Fig. 6(d) ], yet the current ratio significantly drops. Note that the current ratio only exceeds 1 for a certain range of V FG . Very high/low gate voltages always/never block the Z 2 -FET, and thus the current during the "0"-and "1"-states gets equal.
The Z 2 -FET can be further scaled down by modifying the architecture [13] (not standard 28-nm FD-SOI technology anymore). By thinning the SOI and the BOX layers and by increasing the body doping, the cell maintains the memory operation down to L G /L In = 28/28 nm [see Fig. 7(a) ]. However, metrics such as the retention time or current levels Fig. 7(b) ]. Nonetheless, these cells might suit certain applications, where ultrahigh density is required and very high access rates will be used (no need for very long retention times). Table I summarizes the Z 2 -FET minimum size when optimized for the current ratio (larger than 10). The no scaling scenario, initial 400-nm-long Z 2 -FET, at default biasing conditions is used to normalize the figures of merit.
D. Retention Time
Another important figure of merit is the retention time. Fig. 8 shows the normalized retention time for some of the previously scaled Z 2 -FETs. The retention is extracted as the time it takes the unstable "0"-state to swap into the stationary "1"-state due to parasitic injection of carriers from anode and cathode, thermal, and SRH generation. The retention is obtained during a continuous reading operation, the worst case featuring the larger leakage due to the reduction in the anodechannel barrier with the applied reading V A . Lower anode voltages satisfying V A < V FG tend to provide larger retention times, since the injection of carriers from the lateral terminal is better controlled and the Z 2 -FET triggering is delayed. Table II shows the scaling limits when the Z 2 -FET cell is optimized for the retention time.
Scaling the cell improves the density integration at the expense of the memory performance (retention and current ratio), as shown in Tables I and II. The minimum length will then be defined by the minimum size satisfying both the minimum retention time and current levels within the maximum allowed tolerance while ensuring an adequate operation.
V. EDRAM DENSITY INTEGRATION COMPARISON
Since the reading operation involves exclusively the drain bias (V FG remains unchanged), a selector is added to each Z 2 -FET memory bit cell to avoid sneak currents. A minimumsize transistor may play the role as wordline (WL), but it negatively impacts the maximum density integration due to the bit cell area increase. Together with the selector, extra circuitry is required to sense and discriminate the memory states. eDRAM peripheral circuitry typically consumes around 50% (overhead surface percentage, A Over ) of the total available surface [14] . Fig. 9 (a) shows a simplified layout and Fig. 9(b) shows the electric diagram of a 2 ×2 Z 2 -FET memory matrix.
To simplify the study, the separations between the Z 2 -FET and other elements, bitline (BL), select line (SL), or the selector transistor (WL) are considered to be equal, S. The Z 2 -FET bit cell area is thus given by
with L S being the selector transistor length. The density integration in Mb/mm 2 for any memory cell can be expressed as (2) (with A bit given in mm 2 ) integration density exhibits a more complex behavior strongly affected by the overhead consumption. A bit cell area of 0.083 μm 2 is found for a 400-nm-long Z 2 -FET (L S = 28 nm, W = 100 nm, and S = 30 nm) leading to a 5.75-Mb/mm 2 density (A Over = 50%). In order to be competitive and have similar densities with respect to other 1T+1C eDRAM designs (see Table III ), the Z 2 -FET overall length needs to be below 200 nm while S ≤ 40 nm. The density rapidly worsens if S increases. Without scaling, the Z 2 -FET bit cell is almost 2.4 times larger than typical eDRAM for the same technological node [15] (see Table IV ). By symmetrically scaling the devices without any structure enhancement, the bit cell area ratio decreases to 1.5. On the other hand, asymmetrically scaling the ungated region with respect to the front gate reduces the ratio down to 1.3. Finally, by adjusting the biasing conditions and the GP, the ratio can be lowered to 1.1 and 1, respectively. All these values can be further improved by narrowing the width beyond 100 nm.
If one selector is shared for each WL, A bit is given by
This scenario represents a boost of around 22% area reduction at the same conditions. In such a case, the bias optimized cell with W = 100 nm would feature 0.031 μm 2 and a ratio of 0.9. In any case, even if choosing a Z 2 -FET size presenting lower density integration, the reduced processing cost, low power, and simplicity may motivate the use of the Z 2 -FET as eDRAM.
VI. CONCLUSION
Z 2 -FET experimental data are used to perform 2-D-TCAD simulations and analyze the device integration as eDRAM. Symmetric structures are too long and prevent the cell to be competitive at the same technology node. Shortening the gate length independently becomes the simpler way to approach the same density integration. Enhancing the architecture or tuning the biasing potentially enables similar or higher capacity compared to other cells in the literature, over 15 Mb/mm 2 , maintaining simultaneously the advantages of 1T-DRAM cells.
